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vision of a novel a d  useful phase-lock loop arrangement 
with the ability to reject the sideband and to lock onto the 
These and other objects of the Present invention may be 
nautics and Space AdmMsbation with respect to an 5 achieved in a radar system wherein the received inter- 
iplveneon of rupted continuous wave signal is detected and then multi- 
Warren L. Martin, and Edward C .  Pomer plied by the keying waveform, delayed 90". The integral 
Filed June 1, 1964, Ser. No. 371,857 of the resulting signal over a period of time turns out to 
12 Claims. (C1. 343-14) be substantially zero if the received silgnd is the carrier, 
and is other than zero if the received signal is a sideband. 
This invention relates to COntinUOUS Wave tracking radar lo This is then detected and used for breaking the lock on 
systems which use the Same antenna for transmitting and the sideband signal, whereby the receiver is then enabled 
receiving, and more particularly to imprOVement.5 therein. to lock to the carrier signd. 
Continuous wave radar systems of the type with which The novel features that are considered characteristic of 
this invention is concerned employ one antenna for trans- 15 this invention are s t  forth with particularity in the ap- 
mitting as well as for receiving. In operation, a Continu- pended claims. n e  invention itself both as to its organi- 
ous wave signal is keyed on and off at the transmitter. zation and method of operation, as well as additional ob- 
The receiver is gated off when the signal is being trans- jects and advantages thereof, will best be understood from 
mitted and then is gated on to receive the signal. BY a the following description when read in connection with 
suitable choice of a switching rate and the bandwidth of 20 the accompanying drawings, in which: 
a phase-locked loop receiver, a system can be designed so FIGURE 1 is a block diagram of an embodiment of the 
that the receiver will track in frequency during the inter- invention using a cancelling voltage, and 
mittent period; when the signal is absent (Le., during the FIGURE 2 is a block diagram of an embodiment of the 
transmit period). To enable this, however, it is required invention using an inhibit circuit. 
that the nearest sidebands produced by the interruption 25 One approach tQ the sideband locking problem has been 
of the transmitted signal fall outside the tracking band- to attempt to suppress the sidebands relative to the car- 
width of the receiver. rier by contrdling the switching by a pseudo-random se- 
The most efficient time-sharing scheme in the sense of quence instead of by a square wave. This leads to com- 
producing a maximum available carrier at the receiver for plications and difficulties because of the dynamic range 
a given p a k  power from the transmitter is to share (the 30 of the signal caused by the ranges and target sizes en- 
antenna equally between the transmitter and receiver. countered. Upon further investigation, it has been found 
This can be done by transmitting for a time T equal to the that the use of pseudo-random switching aggravates rather 
time necessary for the signal to propagate to the target than improves the problem, and furthermore, it reduces 
and back, and then receiving for an equal time. If the the power available to the receiver. In accordance with 
target is f."" enough away that this switching rate would 35 this invention, square wave control switching is employed. 
produce sidebands too dose to the carrier (low switching The traclring performance of the receiver is not degraded, 
rate), the sidebands can be moved away by using any odd and, the receiver does not lock onto a sideband, but rather 
integral fraotion of T for the transmit and receive period. on the carrier. 
Since the keying waveform is square (Le., a 50% duty For an understanding of the theory of operation of 
cycle), only the odd numbered sidebands will be present 40 this invention, consider a waveform of plus or minus one 
and need be considered. which is 90" out of phase with the rectangular transmit- 
Of course, the more rapidly the switching is done, the ter-receiver keying waveform. If the signal received is 
easier it is for the receiver to track through the periods detected and then multiplied by this 90' out of phase 
when the signal is absent (i.e., the transmit periods). waveform, and the resulting function integrated from 
However, it is difficult to turn a high-powered transmitter zero to T (T is the round trip time to the target), the 
on and off at  a high rate, especially while maintaining 45 integral is zero for the carrier, however, every sideband 
phase coherence with the transmittea carrier signal. Or&- will give a nonzero integral. 
narily, some compromise switching rate must be sought To be specific, consider a Fourier component of the in- 
between that desired for receiver operation and that per- ooming waveform: COS [ ( fo+NfP; ) t ] ,  where fo is the car- 
mitted by transmitter design. Even when such a com- rier frequency in cycles per second, f~ the keying fre- 
Promise is achieved, there still remains the problem pro- 50 quency in cycles per second. Thus fK=1/2T. The in- 
duced by the presence of sidebands in the received signal. dex N is 0 for the carrier, and odd for d sidebands. 
If the RF phase4ocked loop in the receiver locks to one To carry out the integration indicated in the above para- 
of these sidebands instead (of to the carrier, then erroneous graph, the Sums of the integrals indicated below must be tracking will result. It can be shown that when a carrier evaluated. Assume that the carrier has been removed. is turned on and off by a square wave with a 50% duty 55 
cycle, the first sidebands are down from the cam'er by 
only about 4 db relative to  the carrier, the third sideband Jolt c o s q d t - J T p  COS -+t= 
is about 13% db, etc. This constitutes the problem which 
is present with these types of radar systems. Since the 
power of the sideband is not very far below that of the 6o 
carrier, a sideband lock is quite probable. If a receiver 
locks to the sideband instead of to the carrier, then the 
two-day doppler measurement is in error and the ranging 
modulation cannot be properly detected. The property of the sidebands expressed in (1) will en- 
An object of this invention is to provide a radar system 65 able the carrier to be distinguished from the sidebands. 
Of the general type described wherein l d & g  on side- A system utilizing this distinguishing feature would by 
bands is prevented. other means detect the condition of lock, and decide 
ye t  another object of the Present invention is the pro- whether the lock were on a carrier or sideband by evalu- 
vision of a radar system of the type described wherein ating the nitegral (1). If the integral is non-zero, mean- 
the receiver automatically locks onto the carrier signal. 70 ing that the loop is locked to a sideband, one of several 
Still another object of the present invention is the pro- means of disabling the loop would allow it to move to the 
3,287,725 
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next lock encountered. Various methods for breaking the 
lock include, but are not restricted to, application of a 
cancelling voltage; shorting, opening, or otherwise dis- 
abling the loop. 
Referring to the drawings, FIGURE 1 is a block dia- 
gram of an embodiment of this invention which uses a 
cancelling voltage to prevent sideband lock. The input 
from the receiver front end, which may correspond to the 
output from one of the intermediate frequency amplifiers, 
is applied to a junction 10 which is connected to a phase- 
locked loop. The phase-locked loop includes a phase de- 
tector circuit 12, the output of which is applied to a sum- 
ming network 14. The output of the summing network 
is applied to a filter 16. The output of the filter is con- 
nected to a voltage controlled oscillator 18. The output 
of the voltage controlled oscillator is applied to a 90" 
phase detector. Aside from the presence of the summing 
network 14 to which a cancelling voltage is applied in a 
manner to be described, it will be recognized that the 
phase-locked loop is of the conventional type. It func- 
tions conventionally also. The summing network 14 
functions, as will be described in more detail below, to 
cancel the lock of the loop on a sideband upon the re- 
ceipt of a suitable signal, so that the phase-locked loop can 
be then moved toward a locking operation with the car- 
rier signal. 
The output of the voltage controlled oscillator 18 is 
also applied to a balanced modulator 22 which operates 
to multiply this signal with the output from the transmit- 
ter keyer delayed in phase by 90". The latter input to 
the balanced modulator 22 comprises a signal from the 
transmitter keyer signal source 24 which is applied to a 
phase delay network 26, the output of which is applied 
to the second input of the balanced modulator 22. 
The output of the balanced modulator 22 is applied to 
a sideband lock detector circuit. This comprises a 90" 
phase shift circuit 28 which receives the output of the 
balanced modulator 22. The phase shifted output is ap- 
plied as a first input to a balanced detector 30, the second 
input to which is the signal from the junction 10. The 
output of the balanced detector 30 is applied to a filter 
32. As will be shown later, the result of the detection 
function by the balanced detector 30 is positive, when the 
loop is locked on remaining sidebands. Accordingly, one 
threshold detector 36 provides an output signal when the 
signal passing through the filter 32 is positive, and the 
other threshold detector 34 provides an output signal when 
the output received from the filter 32 is negative. When 
the receiver is locked on the carrier, the output of the 
filter 32 is substantially zero and therefore no signal is 
obtained from the output of the threshold detectors 34, 36. 
To disable a sideband lock, a cancelling voltage is applied 
to the summing network 14. This is derived from the 
output of the balanced detector 38 which receives as one 
input the output of the balanced modulator 22 and an- 
other input from the junction 10. Since the cancelling 
signal applied to the summing network may or may not 
require a phase inversion, depending upon which of the 
sidebands there is a lock, the output of the balanced de- 
tector is applied directly to a gate 40 and also to a phase 
inverter 42 whose output is applied to another gate 44. 
As will be subsequently shown herein, when the sideband 
lock detector provides a positive signal output (+l) 
from the threshold detector 36, no phase inversion is re- 
quired and when the sideband lock detector provides a 
negative output (- 1)  then a phase inversion is required. 
The threshold detector 34, which provides the negative 
indication, enables gate 44 to apply an inverted output 
through an Or gate 45 and a switch 54 to the summing 
network 14, and the positive threshold detector 36 en- 
ables gate 40 to apply a noninverted output through the 
Or gate 45 and switch 54 to the summing network 14. 
When the phase-locked loop has locked on the carrier, 
then neither threshold detectors respectively 34, 36, will 
4 
provide an output, whereupon the gates 40, 44 are disen- 
abled. 
An "any lock" detector cipcuit is provided. This circuit 
produces an output when the phase-locked loop is locked 
5 to either the carrier or a sideband. It comprises a bal- 
anced detector 46 which receives an output from the volt- 
age controlled oscillator 18 and also an output from the 
junction 10. The signal which is detected from the two 
inputs is applied to a filter 48 and then applied to a 
10 threshold detector 50. As will be subsequently shown 
herein, the balanced detector 46 produces an output in 
the presence of a lock, either sideband or carrier; therefore 
the threshold detector 50 will also provide an output in the 
presence of any such locks. The output of the threshold 
15 detector 50 is applied to an And gate 52. Another re- 
quired input is that from inverters 55, 56 when there is 
no "sideband lock" signal applied to their input. Thus, 
And gate 52 output, indicative of a carrier lock, is applied 
to a "carrier lock indicator" 57 which can be a light, for 
To analyze the system's operation, 'consider first the 
phase-locked loop consisting of the phase detector 12, 
filter 16, voltage controlled oscillator 18, and phase shifter 
20. If the input to the phase detector (point A) is 
25 vA=a cos fot, OLtLT; and =0, TLt62T,  then the output 
from the VCO (point D), when the loop is locked to a 
frequency component indexed by N, is 
20 example, indicating this. 
VD=COS .[ (fo+Nfrr)t+6'(N) +e1 (2) 
30 The angle s(N),  the phase angle between the VCO out- 
put and the input taken as a reference, can be shown to 
be 0 for carrier lock, - r /2  for upper sidebands, and 
+ r /2  a small phase error term. 
The phase shifter 20 adds another 90" phase shift. The 
35 second input to the phase detector (point E) is therefore 
VE=COS [ ( fo+Nf~) t+e(N)  +r/2+e1 ( 3 )  
given by equation 
40 A multiplicative operation takes place in the phase de- 
tector 12; such that its output (point B) becomes, 
v ~ = a / 2  cos [NfKt+O(N) 
, + ? T / ~ + E ] ,  O L t < T ;  =O otherwise (4) 
45 Filtering within the detector removes the double frequency 
resulting from the multiplicative operation. This equa- 
tion may be rewritten as follows 
vB=-a/2 sin E ,  N=O, OLt<T ( 5 )  
5o =a/2 cos (NfKf.). N>O, OLt<T =-a/2 cos (NfKt+e), N<O, O&t<T 
=O, Tl t<2T ,  all N 
Equations ( 5 )  are expressions for the time varying signal 
to be found at the output of the phase detector 12 for any 
55 condition of lock. The average value V, of vb taken over 
a round trip time 2T is found by integrating Equation ( 5 )  
from 0 to 2T and dividing by 2T. This yields: 
VB=-a/4 sin e, N=O 
60 =-a/2N sin e, N>O 
=a/2Nr sin e, N<O 
Equations ( 6 )  yield the effective error voltage in the 
phase-locked loop. 
Now consider the operation of the cancelling voltage 
65 source, consisting of the balanced modulator 22, detector 
38, polarity selector (gates 44, 40), and summing net- 
work 14. The functioning of this subsystem as well as 
the lock detectors is contingent upon the availability of a 
keying signal which has been shifted 90". This does not 
increase the restrictions because the basic operation of 
time sharing the antenna between transmission and recep- 
tion requires a closely estimated round trip propagation 
time, and hence requires a properly phased keying signal. 






via the balanced modulator 22. The modulator is de- 
signed so that its output (point F )  is given by equation: 
VB=COS [(fo+NfK)t+O(N) + E ] ,  OLt<T/2; 3T/2At<2T 
(7) 
=- COS [ ( f o + N f x ) t + O ( N ) + ~ ] ,  T / 2 L t < 3 T / 2  
The signal vF is phase detected with the incoming signal; 
the output of the cancelling voltage source balanced de- 
tector (point G )  is given as 
V ~ = a / 2  C O S  (NfKt+O(N)+e),  04 t<T/2  (8) 
=-a12 cos (NfKt+s(N)+e) ,  T / 2 l t < T  
=0, TLt<2T 
The average value of vG must be known from t=O to 
t=2T, since VG will form the average cancelling voltage. 
This average is obtained in the following equation by 
integrating equation (8)  
VG=O, N=O; ( 9 )  
= - a / 2 N r ( - l ) N + 1 / 2  sin E ,  N#O. 
The average voltage VG obtained from Equation 9 
should be compared with the average voltage VB from 
Equation 6. When N#O, corresponding to sideband 
lock, we see that VG=+VB. When N=O, corresponding 
to carrier lock, the cancelling voltage source is not used. 
If it were used, the cancelling voltage VG would be 0 any- 
way; so it would have no effect. The minus sign is re- 
quired for N=-9, -5, - 1 ,  + 3 ,  +7, . . . . , the plus 
sign for N=-11, -7, -3,  +I,  +5, +9, . . . . Thus 
the sign reverses when changing from a sideband to the 
adjacent or lower sideband. 
The problem reduces to one of putting the proper sign 
in front vG so that +VG will exactly cancel VB. The 
actual sign reversal is made by passing VG through a phase 
inverter 42 with unit gain. The polarity selecting gates 
select +V, land the output appears at point H. The de- 
cision as to whether to reverse the sign of VG is made by 
the sideband lock detector. 
The cancelling voltage (point H) contains noise as 
well as the desired signal. This extra noise causes deg- 
radation of the system performance by adding 3 db more 
noise to the phase-locked loop. Fcr very small echoes, 
this increase might be intolerable. Therefore, a switch 
54 is inserted between the gates 40, 44 and the summing 
network 14. This switch should be left open until the 
first sideband lock has been detected. With this switch 
open, the system operates as a conventional phase-locked 
loop, and no threshold degredation will occur. As men- 
tioned previously, ths first sidebands are about 4 db be- 
low the carrier. Thus the switch 54 can be left closed 
after a sideband lock has been detected, and the carrier 
will not be masked. 
Finally, to make the device operative, a method must 
be described by which the proper polarity of vG is select- 
ed for sideband rejection. The output of the sideband 
lock detector circuits is zero for carrier lock, but not for 
sideband lock. The sideband lock detector is composed 
of the phase shifter 28, a phase detector 30, a low-pass 
filter 32, and the two threshold detectors 34, 36. The 
output at F of the balanced modulator 22 is phase shifted 
90”. Thus, the average output VJ (at point J), over a 
time 2T, of the sideband lock detector is given by 
(0. N=O 
0 None 
+1 Carrier No 
+1 Ui+Li No 
+1 Ui+Li Yes 
N - l  cos e-sin e], N>O 
cos e-sin e], N<O 
The derivation of Equation 10 is similar to the deriva- 
tion of other average voltage equations, and is conse- 
quently omitted. The two threshold detectors respective- 
ly 34, 36 must be able to detect whether VJ is positive, 
negative, or 0, for the largest N possible. This largest 
















tainty in the received carrier. Since e is small, we may 
approximate VJ by VJ where 
(0, N=O 
VJ I -a %(-I)- N:l, N>O 
It has been assumed that the loop VCO is sweeping up- 
w,ard, although this is an  arbitrary choice, so that N<O. 
Thus VJ is negative for N=-I ,  -5,  -9, . . .; these 
are precisely the values of N requiring sign reversal in 
vG, as observed in the discussion following Equation 9. 
Thus a voltage appears at X and enables gate 44 when- 
ever a phase inversion is required in the cancelling voltage 
source. A corresponding voltage appears at Z and en- 
ables gate 40 whenever no phase inversion is required in 
the cancelling voltage. 
Since the output from the sideband lock detector is 
zero in the carrier locked state, the any lock detector is 
required to provide evidence of this condition. This de- 
tector provides a single output for all conditions of lock, 
carrier or sideband. The any lock detector consists of 
a phase-sensitive amplitude detector 46 (with inputs from 
the received signal and from the VCO output), a low- 
pass filter 48, and a positive threshold detector 50. The 
average voltage over the time interval [0, 2T] of the 
voltage at point K, is given by Equation 12. 
V k = ~ / 4  COS e (  - 4 4 ) ;  N=O 
--  a [l+cos e]( Z&~)N>O 
4 N r  
Thus, V= is positive for all conditions of lock. The out- 
put of the any lock detector Y together with the inverted 
outputs of the sideband lock detectors X, Z can be com- 
bined in gate 52 to indicate the presence of a carrier lock. 
The operation of the system may be summarized !by 
the Truth Table provided below. 
LOCE DETECTOR TRUTH TABLE 
I 
Sideband “Any lock” Indicated reversal 
lock, detector detector lock condition required? I I I 1 Polwity I 
U represents upper sidebands 
L represents lower sidebands 
j=4k--3)for 2=4 -l k=l, 2 , 3 .  . ., n 
In the above table, U represents upper sidebands and 
The wbscripts i and j ,  defined respective- L the lower. 
i=4k-1 
j=4k-3 
where k is any positive integer 1, 2, 3, . . . n denote 
two groups of sidebands. For example, the third side- 
band is a member 6f group i since 
but the fifth is a member of group j 
j=4x 2-3 =5 
Using the numerical values for these subscripts, U, and 
Lj denote the couple set of sidebands for which polarity 
inversion is required. From the above sample calcula- 
tions, it will be seen that the third upper and fifth lower 
sidebands are members of this group. 
Considering now a typical ranging operation. To start, 
the wi tch  54 in &e cancelling voltage source is open to 




earlier. Next, the VCO frequency is offset from the 
transmitted carrier by the control voltage source signal. 
This offset must be sufficiently great so that the VCO 
passes the received signal frequency as it sweeps back 
toward the carrier. The 'direction of sweep is completely 
arbitrary and does not affect the operation of the device. 
Selection is determined by the optimal search procedure 
which is a function of the target's characteristics. Sup- 
pose, for example, that the frequenicy of the VCO has 
been decreased beyond the ninth (N=-9) lower side- 
band. The VCO frequency is then gradually raised back 
toward the transmitted carrier frequency by applying a 
slowly increasing control voltage to the VCB from the 
control voltage source 51 until lock occurs. If the fifth 
lower sideband is the first sideband reached above receiver 
threshold, the first lock will be on this fifth Iower side- 
band. For N=-5, it is found from the table that a re- 
versal in the sign of vG is required. Gate 44 is enabled 
and the cancelling voltage -v, is injected into the sum- 
ming network in the phase-locked loop. Since 
for this case, the lock is buoken. (In fact, the 3 db extra 
noise added when the switch 54 is closed could break the 
lock first.) Once lock has been broken, the control 
voltage which had continued its sweep, causes the VCO 
to begin moving upward on8ce more. When the third 
lower sideband is reached, the positive threshold detector 
36 provides an output enabling gate 40. At this time, a 
non-inverted vG is applied and the lock is broken as be- 
fore. The system moves on to first order lock, and 
finally reaches the carrier. Block 50 output=+ 1 indicat- 
ing lock, but sideband lock detector outputs 34, 36=0 
indicating a carrier lock. Note that the cancelling voltage 
source average output VG for the case N=O is 0, so that 
the only effect of the cancelling voltage source is to add 
3 db more noise. But as mentioned, carrier lock will not 
be broken because of this noise. The output of And gate 
52 indicates a carrier lock. This output can be used to 
open switch 54 and the loop now operates as an ordinary 
phase-locked loop locked to the receiver carrier. 
The sideband lock rejection system described is optimal 
to the following sense: no degradation in the overall sys- 
tem performance is introduced by the device. For reasons 
previously stated, there will be no loss in threshold sensi- 
tivity. Furthermore, after acquisition of carrier lock, the 
loop operates as a conventional phase-locked loop. The 
question of optimality reduces to the effect of sideband 
rejection on acquisition time. The acquisition time is a 
function of received signal strength, loop bandwidth, and 
maximum doppler frequency uncertainty in the receiver 
carrier frequency. Analysis indicates a substantial im- 
provement can be expected by utilizing this system. 
FIGURE 2 is a block diagram of an alternate arrange- 
ment for a radar receiver to avoid spurious sideband lock 
condition. This method, in effect, opens a switch to break 
the sideband lock, instead of using a cancelling voltage. 
The remainder of the receiver is essentially the same. 
The arrangement shown substantially incorporates the in- 
vention which is shown and described in FIGURE 1. 
The modulated radio frequency carrier, which is received 
by the antenna when the receiver is keyed on and the 
transmitter is keyed off, is applied to a first balanced mixer 
60. The other input of the first balanced mixer is received 
from a frequency multiplier 62. The frequency multi- 
3,287,725 
plier receives the-output -of the voltage controlled oscilla- 
tor 64. Aacordingly, the output of the first balanced 
mixer will be the first intermediate frequency which is 
applied to the first IF amplifier 66. 
ond balanced mixer 68. There it is mixed with the output 
of a second local oscillator 70 in order to provide a second 
IF frequency. The second IF frequency is applied to a 
yeoond IF amplifier 72. The output of the second IF 
amplifier is then applied to the voltage controlled oscilla- 75 detectors respectively 110, 112. 
< ,  
lower sidebands, or ist, 5th, or 9th upper sidebands. 
When the phase-locked loop has locked on a 9th, 5th or 
The output of the first IF amplifier is applied to a sec- 70 1st lower sideband or the 7th and 3rd upper sideband, 
there is an output from synchronous deteGtor 96. The re- 
spective synchornous detector outputs 96, 98, are re- 
spectively applied to low-pass filters respectively 106, 108. 
The output of the low-pass filters are applied to level 
These level detectors 
tor loop and to the any lock detector network and side- 
band lock detector network. 
Completing the phase-locked loop, the output of the 
second IF amplifier 72 is applied to a limiting phase de- 
5 tector 74 which receives as its other input the output d a 
455 kc. reference oscillator which has been shifted 90". 
This oscillator is represented by the rectangle 76 and its 
output is supplied to a 90" phase shift network 78 to pro- 
duce the required input to the limiting phase detector 74. 
The output of the limiting phase detector which is the 
phase difference between the received second IF and the 
455 kc. signal is applied to the loop filter SO. The output 
of the loop filter is applied to an inhibit circuit 82. The 
function of the inhibit circuit is to short chicuit the loop 
15 when a signal is received from the sideband lock de- 
tector network indicative of the fact that the loop is 
locked on a sideband. This breaks the loop so that the 
voltage controlled oscillator can then proceed to search 
for the carrier signal. Otherwise, the inhibit circuit has 
20 no effect on the phase-locked loop. The inhibit circuit 
output is applied to the voltage controlled oscillator 64. 
The source of an acquisition voltage 84 is employed ini- 
tially in order to facilitate acquisition. This comprises 
a ramp or sweep voltage which causes the voltage con- 
25 trolled oscillator to be swept in the manner previously 
described in a direction from the one side of the carrier 
through sidebands down to the carrier with the voltage 
controlled oscillator loop being shorted each time the re- 
ceiver locks on a sideband. During this detection and 
30 shorting, the sweep voltage continues moving toward the 
carrier. As in the lsystem of FIGURE 1, when the carrier 
has been acquired, the source of sweep voltage 84 is 
disabled. 
The ,any lock detector is identical in structure with 
35 the one which was described in connection with FIG- 
URE 1. The output of the second IF amplifier is ap- 
plied to a synchronous lamplitude detector 86 to which 
there is also applied the 455 kc. output of the reference 
oscill'ator 76. The output of the synchronous amplitude 
40 detector is then applied to a low-pass filter 88 and &ere- 
after to the level detector 90. If the output received 
by the level detector is positive, then it is known that 
the voltage controlled oscillator has locked on either a 
sideband or on the carrier. The output of the level de- 
45 tector, whiah occurs only in the presence of its positive 
input signal, is applied as one input to an And gate 92. 
The output of the second IF amplifier 72 is also ap- 
plied to the sideband look deteetor whiah is substan- 
tially identical with that shown #and described in FIG- 
50 URE 1. Thus, a 455 kc. signal shifted 90", which is 
the output of the network 78, is applied to a phase 
amplitude detector 94 as one input. The s w n d  input 
of this phase amplitude detector is bhe output of the 
second IF amplifier 72. The output of the phase ampli- 
55 tude detector is ,applied to two synchornous detectors 
respectively 96, 98. The second input to these two syn- 
chronous detectors comprises a transmitter, receiver key- 
ing signal which has been shifted 90". Thus, rectangle 
100, referred to as, and representing the source of trans- 
60 mitter-receiver keying signals, applies its output to a 90" 
phase lead network 102, the output of which is the sec- 
ond input to the synchronous detector 96, and to a 90" 
phase lag network 104, the output of which is the s e e  
ond input to the synchronous detector 98. 
There will be an output 'from synchronous detector 




provide an output in the presence of an input. The out- when said phase-locked loop is locked in phase with a 
put of the respective level detectors 110, 112 is supplied sideband. 
4. In a system wherein a transmitter and receiver are to an Or gate 114, which functions to provide an output 
alternately keyed on and off with a keying signal, said in the presence of either of its inputs. 
The output of the Or gate 114, when present causes 5 transmitter in response to said keying signal transmitting 
the inhibit circuit $2 to short the phase-locked loop and an interrupted carrier wave and sidebands, said receiver 
thereby br& the lock SO that the voltage controlled 0s- receiving reflections of said interrupted carrier wave and 
cillator can revert to control of the continuous sweep sideband signals from a target, said receiver including a 
voltage sowce $4 to mWe t w a r d  acquisition of the phase-locked loop having a voltage controlled oscillator, 
carrier. The mtput of the Or gate 114 is also (applied to 10 the improvement comprising control voltages means for 
an  inverter 116. Thus, in the presence of an output of urging said voltage controlled oscillator through a range 
Or gate 114, inverter 116 operates to inhNibit the And Of frequencies from one side of said carrier wave frequen- 
gate 92. In &e absence of an output from Or gate cy to said carrier wave frequency to enable said phase- 
114, the inverter 116 permits And gate 92 to pass the locked b o p  to lock in phase to a sideband encountered in 
output of the level detector 90, to a carrier lock in- 15 said range Of frequencies, summing network means con- 
dioator 118. The carrier lock indicator indicates that nected in said phase-locked loop, for unlocking said loop 
the VCO phase-locked loop is locked on the carrier. in the presence of a cancelling voltage, means for gen- 
The output of the carrier lock indicator can also be erating said c a n c e h g  voltage, means coupled to said 
applied to the sowce of the sweep voltage 84 for the phase-locked loop for detecting that it is locked to the 
purpose of terhnating its further operation in view of 20 phase of a sideband signal and producing a sideband lock 
acquisition by the carrier. indicating signal, and means responsive to said sideband 
There has accordingly been described and shown here- lock indicating signal for applying said unlocking signal 
in a novel, useful and unique arrangement for a radar to said summing network for unlocking said phase-locked 
system of the type described wherein the phase-locked loop from the phase of said sideband, and to enable it to 
loop which is employed in the receiver is directed to 25 respond to said control voltage means. 
lock on to the carrier. 5. In a system wherein a transmitter and receiver are 
What is claimed is: alternately keyed on and off with a keying signal, said 
1. In a system wherein a transmitter and receiver are transmitter transmitting an interrupted carrier wave and 
alternately keyed on and off with a keying ignal, said sidebands in response to said keying signal, said receiver 
transmitter transmitting an interrupted carrier wave and 30 receiving reflections of said interrupted carrier wave and 
sidebands in response to said keying signals, said re- sidebands from a target, said receiver further including 
ceiver receiving reflection signals of said interrupted car- a phase-locked loop having a voltage controlled oscilla- 
rier wave and sidebands from a target, said receiver in- tor, the improvement comprising control voltage means 
cluding a phase-locked loop havling a voltage controlled for urging said voltage controlled oscillator through a 
oscillator, the improvement comprising means for de- 35 range of frequencies from one side of said carrier wave 
tecting when said phase-locked loop has locked in phase frequency to said carrier wave frequency to enable said 
with a sideband signal and producing a “sideband lock” phase-locked loop to lock onto a sideband encouctered 
signal indioative thereof, means responsive to said “side- in said range of frequencies, means coupled to said phase- 
band lock” signal for unlocking said phase-locked loop locked loop for detecting that said said phase-locked loop 
from the phase of said sideband signal, means for de- 40 has locked in phase with a sideband and producing a 
tecting when said phase-locked loop has locked to the “sideband lock” signal indicative thereof, means coupled 
phase of any of said received signals and producing an to said phase-locked loop for generating a first unlocking 
“any lock” signal indicative thereof, and means responsive signal having one polarity and a second unlocking signal 
to the presence of said “any lock” signal and the absence having an opposite polarity, means responsive to said 
of said “sideband lock” si)gnal for indioating that said 45 “sideband lock” signal for applying a proper one of said 
phase-locked loop has locked in phase with said carrier. first and second signals to said phase-locked loop to un- 
2. In a system wherein a transmitter and receiver are lock said phase-locked loop from the phase of said side- 
alternately keyed on (and off with a keying signal, said band to allow further control >by said control voltage 
transmitter in response to said keying signal transmitting means, means for detecting when said phase-locked loop 
an interrupted carrier wave and sidebands, said receiver 50 is locked loop is locked to any received signal and pro- 
receiving reflections of said interrupted carrier wave and ducing an “any lock” signal indicative thereof, and means 
sidebands from a target and including a phase-locked responsive to the absence of a “sideband lock” signal and 
loop having a voltage controlled oscillator, the improve- the presence of an “any lock” signal to indicate that said 
ment comprising control voltage means for urging said phase-locked loop has locked in phase to a carrier signal. 
voltage controlled oscillator through a range of frequencies 6. In a system as recited in claim 4 wherein said means 
from one side of said carrier wave frequency to said for generating a first unlocking signal for said phase- 
carrier wave frequency to enable said phase-locked loop locked loop and a second unlocking signal of opposite 
to lock in phase with a sideband encountered in said Polarity to said first signal comprises meam for shifting 
range of frequencies, means for detecting that said phase- said keying signals by go”, balanced modulator means 
locked loop has locked in phase with a sideband, means 6o having a first input connected to said phase-locked loop 
rendered operative responsive to said means for detecting and a second input connected to said means for shifting 
that said phase-locked loop has locked in phase with a said keying signals go”, balanced detector means having 
sideband to unlock said loop to allow further control by a first input connected to said balanced modulator means 
said control voltage means, and means for sensing when output and a second input coupled to said phase-locked 
said phase-locked loop has locked in phase with said 65 loop whereby said balanced detector output comprises 
carrier and not in phase with a sideband to terminate said first Signals, and phase inversion means to which said 
operation of said control voltage means. ‘balanced detector output is applied for producing said 
3. In a system as recited in claim 2 wherein said second signals. 
means for detecting that said phase-locked loop has 7. In a system wherein a transmitter and receiver are 
locked in phase with a sideband comprises means for alternatively keyed on and off with a keying signa!, said 
shifting said keying signal 90” in phase, means for multi- transmitter in response to said keying signal transmitting 
plying signals from said phase-locked loop with said phase an interrupted carried wave and sidebands, said receiver 
shifted keying signals, and means connected to said phase- receiving reflections of said interrupted carrier wave and 
locked loop and to the output of said means for multiply- sideband signals from a target, said receiver including 
ing to produce a signal which has a value other than zero 75 a phase-locked loop to which said received signals are ap- 
* .  
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plied and having a voltage controlled oscillator, the im- 
provement comprising control means for urging said volt- 
age controlled oscillator through a range of freqeuncies 
from one side of said carrier wave frequency to said car- 
rier wave frequency to enable said phase-locked loop to 
lock in phase to a sideband encountered in said range of 
freqeuncies, summing network means in said phase-locked 
loop for unlocking said phase-locked loop in response to 
an unlocking signal, means for shifting the phase of said 
keying signals substantially go", balanced modulator 
means for modulating the output of said phase-locked 
loop with said phase-shifted keying signals, balanced 
detector means coupled to the output of said balanced 
modulator means for producing a first unlocking signal 
to said phase-locked loop, means to which said unlocking 
signal is applied for producing a second unlocking signal 
having a polarity opposite to said first unlocking signal, 
a second 90" phase-shift means connected to receive the 
output of said balanced modulator means, second bal- 
anced detector means coupled to said phase-locked loop 
and to the output of said second 90" phase-shift means 
are applied for producing a sideband lock indicating sig- 
nal when said phase-locked loop is locked in phase with 
a sideband, said sideband lock indicating signal having 
a polarity determined by the one of the sidebands to 
which said phase-locked loop is locked, and means re- 
sponsive to a sideband lock signal for applying one of 
said first and second unlocking signals to said summing 
network to unlock said phase-locked loop from the phase 
of said sideband signal to allow further control by said 
control voltage means. 
8. In a system as recited in claim 7 wherein there is 
provided a third balanced detector means for producing 
at its output an "any lock" signal responsive to  the out- 
put of said voltage controlled oscillator and said sig- 
nals being applied to said phmase-locked loop indicative 
of the fact that said phase-locked loop is locked on a 
signal, and means for producing an output indicative of 
the fact that said phase-locked loop is locked on said 
carrier in the presence of said any lock signal and the ab- 
sence of said sideband lock indicating signal. 
9. In a system wherein a transmitter and receiver are 
alternatively keyed on and off with a keying signal, said 
transmitter in response to said keying signal transmitting 
an interrupted carrier wave and sidebands, said receiver 
receiving reflections of said interrupted carrier wave and 
sidebands .from a target, said receiver including a phase- 
locked loop having a voltage controlled oscillator, the 
improvement comprising means for unlocking said phase- 
locked loop from a phase lock with a sideband in re- 
sponse to an unlocking signal, control voltage means for 
urging said voltage controlled oscillator through a range 
of frequencies from one side of said carrier wave fre- 
quency to said Garner wave frequency to enable said 
phase-locked loop to lock in phase with a sideband en- 
countered in said range of frequencies, means for de- 
tecting that said phase-locked loop is locked in phase 
with a sideband and producing an unlocking signal re- 
sponsive thereto, means for applying said unlocking sig- 
nal to said means for unlocking said phase-locked loop to 
render it operative, means for detecting when said phase- 
locked loop has locked in phase with any one of said re- 
ceived signals and producing an "any lock" signal, and 
means responsive to the presence of an "any lock" signal 
and the absence of an unlocking signal for rendering said 
12 
for detecting that said phase-locked loop is locked in phase 
with a sideband and producing an unlocking signal in 
response thereto includes a source of reference oscilla- 
tions, first 90" phase shifting means for shifting the phase 
5 of said source of reference oscillations go", phase ampli- 
tude detecting means to which output from said phase- 
locked loop and said first 90" phase shifting means is 
applied for producing an output having the amplitude and 
phase of said phase-locked loop output relative to said 
10 90" phase shifting means output, second 90" phase shift- 
ing means to which said keying signal is applied for 
being shifted go", and synchronous detector means for 
producing an unlocking signal in response to the output 
of said second 90" phase shifting means and the output of 
15 said phase amplitude deteating means when said phase- 
locked loop is locked in phase with a sideband. 
11. In a system as recited in claim 10 wherein said 
means for detecting when said phase-locked loop has 
locked in phase with one of said received signals com- 
20 prises detecting means to which is applied the output of 
said phase-locked loop output from said reference oscil- 
lator for producing a signal indicative of a lock on any 
carrier. 
12. In a system wherein a transmitter and receiver are 
25 alternatively keyed on and off with a keying signal, said 
transmitter in response to said keying signal transmitting 
an interrupted carrier wave and sidebands, said receiver 
receiving reflections of said interrupted carrier wave and 
sidebands from a target, said receiver including a phase- 
30 locked loop having a voltage controlled oscillator and a 
limiting phase detector to which oscillations at a refer- 
ence frequency are applied, the improvement compris- 
ing control voltage means for urging said voltage con- 
trolled oscillator through a range of frequencies from 
35 one side of said carrier wave frequency through said 
carrieT wave frequency to enable said phase-locked loop 
to lock in phase with a sideband encountered in said 
range of frequencies, means for detecting that said phase- 
locked loop is locked on a sideband including a phase 
40 amplitude detector having a first and second input and 
an output, means for connecting one of said inputs to said 
phase-locked loop, means for applying said reference 
frequency oscillations to the other input, a first and sec- 
ond synchronous detector each having two inputs, means 
45 connecting the output of said phase amplitude detector 
to one of the inputs of said first and second synchronous 
detectors, a 90" phase leading network having an input 
and output, a 90" phase lagging network having an input 
5o and output, means connecting said keying signals to the 
inputs of said respective 90" phase leading network and 
90" phase lagging network, means connecting the output 
of said 90" phase leading network to said first synchro- 
nous detector other input, means connecting the output 
55 of said 90" phase lagging network to the other input of 
said second synchronous detector means in said phase- 
locked loop for unlocking it from a received signal where- 
by it may further respond to said control voltage means, 
and means responsive to output from said first or second 
6o synchronous detector for activating said means for un- 
locking whereby said voltage controlled oscillator is 
restored to control by said control voltage means. 
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